

# NAVAL POSTGRADUATE SCHOOL Monterey, California



DTIC ELECTERY OCT 1 1981

# **THESIS**

HARDWARE AND SOFTWARE IMPROVEMENTS TO A PACED DATA ACQUISITION SYSTEM FOR TURBOMACHINES

by

Patrick Anthony McCarville

June 1981

Thesis Advisor:

R. P. Shreeve

Approved for public release; distribution unlimited

THE FALE COPEY

81 10 1 046


A TITLE (mms Subtitio)  Hardware and Software Improvements to a Paced Data Acquisition System for Turbomachines.  7. Author(s)  Patrick Anthony McCarville  8. Performing organization name and address Naval Postgraduate School Monterey, California 93940  11. Controlling office name and address Naval Postgraduate School Monterey, California 93940  12. Monitoring Adency name a address in Manal Postgraduate School Monterey, California 93940  13. Multiplication office name and address in Manal Postgraduate School Monterey, California 93940  14. Monitoring Adency name a address in Minitoring Office) Naval Postgraduate School Monterey, California 93940  15. SECURITY CLASS. (of this report)  Naval Postgraduate School Monterey, California 93940  16. Distribution statement (of this Report) Approved for public release; distribution unlimited				
Hardware and Software Improvements to a Paced Data Acquisition System for Turbomachines.  7. Author(s)  Patrick Anthony/McCarville  8. Performing organization name and address Naval Postgraduate School Monterey, California 93940  11. Controlling office name and address Naval Postgraduate School Monterey, California 93940  12. Master's Thesis  June 1981  6. Performing organization name and address Naval Postgraduate School Monterey, California 93940  13. Report Rate  June 1981  6. Performing organization name and address ARSA & MORK Unit Humsers  13. Report Rate  June 1981  14. Program element, Project, Task ARSA & MORK Unit Humsers  15. Report Rate  June 1981  16. Program element, Project, Task ARSA & MORK Unit Humsers  16. Program element, Project, Task ARSA & MORK Unit Humsers  17. Author(s)  18. Report Rate  June 1981  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Report Rate  ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Report Rate Humsers  19.				
Hardware and Software Improvements to a Paced Data Acquisition System for Turbomachines.  7. Author(s)  Patrick Anthony/McCarville  8. Performing organization name and address Naval Postgraduate School Monterey, California 93940  11. Controlling office name and address Naval Postgraduate School Monterey, California 93940  12. Master's Thesis  June 1981  6. Performing organization name and address Naval Postgraduate School Monterey, California 93940  13. Report Rate  June 1981  6. Performing organization name and address ARSA & MORK Unit Humsers  13. Report Rate  June 1981  14. Program element, Project, Task ARSA & MORK Unit Humsers  15. Report Rate  June 1981  16. Program element, Project, Task ARSA & MORK Unit Humsers  16. Program element, Project, Task ARSA & MORK Unit Humsers  17. Author(s)  18. Report Rate  June 1981  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Report Rate  ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Program element, Project, Task ARSA & MORK Unit Humsers  19. Report Rate Humsers  19.				
Paced Data Acquisition System for Turbomachines.  7. Authors) Patrick Anthony McCarville  8. Performing organization name and address Naval Postgraduate School Monterey, California 93940  11. Controlling office name and address Naval Postgraduate School Monterey, California 93940  12. Report Date June 1981  8. Performing organization name and address Naval Postgraduate School Monterey, California 93940  13. Report Date June 2081  13. Report Date June 2081  13. Report Date June 2081  14. Monitoring agency name a address in them Commonling Office) Naval Postgraduate School Monterey, California 93940  16. Distribution statement (of this Report)				
Turbomachines  7. AUTHOR(s)  Patrick Anthony McCarville  8. Contract of grant number(s)  Performing organization name and address  Naval Postgraduate School  Monterey, California 93940  11. Controlling office name and address  Naval Postgraduate School  Monterey, California 93940  12. MUNICONTROLLING AGENCY NAME & ADDRESS (see into report)  Naval Postgraduate School  Monterey, California 93940  13. Report Date  June 1981  15. SECURITY CLASS. (of this report)  Naval Postgraduate School  Monterey, California 93940  16. Distribution Statement (of this Report)				
Patrick Anthony McCarville  Performing organization name and address Naval Postgraduate School Monterey, California 93940  II. controlling office name and address Naval Postgraduate School Monterey, California 93940  II. meport date June 3981  II. number of pages 69  II. number of pages 69  II. number of pages 69  III. security class (of this report) Naval Postgraduate School Monterey, California 93940  III. distribution statement (of this Report)				
Patrick Anthony/McCarville  Performing organization name and address Naval Postgraduate School Monterey, California 93940  Controlling office name and address Naval Postgraduate School Monterey, California 93940  Monterey, California 93940  Ta. Monitoring agency name a address(if different trees Controlling Office) Naval Postgraduate School Monterey, California 93940  Ta. Monitoring agency name a address(if different trees Controlling Office) Naval Postgraduate School Monterey, California 93940  Ta. Distribution statement (of this Report)				
PERFORMING ORGANIZATION NAME AND ADDRESS  Naval Postgraduate School  Monterey, California 93940  11. CONTROLLING OFFICE NAME AND ADDRESS  Naval Postgraduate School  Monterey, California 93940  12. REPORT DATE  June 2981  13. NUMBER OF PAGES  69  14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)  Naval Postgraduate School  Monterey, California 93940  16. DECLASSIFICATION/OGWNGRADING  16. DESTRIBUTION STATEMENT (of this Report)				
Naval Postgraduate School Monterey, California 93940  11. controlling office name and address Naval Postgraduate School Monterey, California 93940  12. REPORT DATE June 3981  13. Number of Pages 69  14. Monitoring adency name a address/il different from Controlling Office) Naval Postgraduate School Monterey, California 93940  Unclassified  16. Distribution Statement (of this Report)				
Naval Postgraduate School Monterey, California 93940  11. controlling office name and address Naval Postgraduate School Monterey, California 93940  12. REPORT DATE June 3981  13. Number of Pages 69  14. Monitoring adency name a address/il different from Controlling Office) Naval Postgraduate School Monterey, California 93940  Unclassified  16. Distribution Statement (of this Report)				
Naval Postgraduate School Monterey, California 93940  Tal MonitoRing Adency Hame & Address(il dillorent trees Controlling Office) Naval Postgraduate School Monterey, California 93940  Monterey, California 93940  Unclassified  Tal ManitoRing Adency Hame & Address(il dillorent trees Controlling Office)  Naval Postgraduate School Monterey, California 93940  Unclassified  Tal ManitoRing Adency Class (of this report)				
Naval Postgraduate School Monterey, California 93940  14. Monitoring Adency HAME & Address it different from Controlling Office) Naval Postgraduate School Monterey, California 93940  Unclassified  16. Distribution Statement (of this Report)				
Monterey, California 93940  18. MONITORING AGENCY HAME & ADDRESS(II dillorent trees Controlling Office) Naval Postgraduate School Monterey, California 93940  18. SECURITY CLASS. (of this report)  Unclassified  18. DECLASSIFICATION/DOWNGRADING SCHEDULE				
Monterey, California 93940  18. MONITORING AGENCY HAME & ADDRESS(II different from Controlling Office) Naval Postgraduate School Monterey, California 93940  18. DECLASSIFICATION/DOWNGRADING SCHEDULE  19. DISTRIBUTION STATEMENT (of this Report)				
18. MONITORING AGENCY HAME & ADDRESS(II different from Controlling Office) Naval Postgraduate School Monterey, California 93940 Unclassified  18. SECURITY CLASS. (of this report)  Unclassified  18. DECLASSIFICATION/DOWNGRADING SCHEDULE				
Monterey, California 93940  Unclassified  18a. DECLASSIFICATION/DOWNGRADING SCHEOULE  16. DISTRIBUTION STATEMENT (of this Report)				
15a. DECLASSIFICATION/DOWNGRADING SCHEDULE				
16. DISTRIBUTION STATEMENT (of this Report)				
Approved for public release; distribution unlimited				
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different from Report)				
18. SUPPLEMENTARY NOTES				
19. KEY WORDS (Cantinue on reverse side if necessary and identify by block manber)				
Programmable; synchronized sampling; digital phase lock loop, direct memory access				
10. ABSTRACT (Continue on reverse side if necessary and identify by block manher)				
Modification of the phase lock loop synchronizing circuits and of the method of input/output communication used in a synchronized data sampling system, are reported. A device known as PACER which used an analog phase lock loop for synchronization and produced a non linear set of synchronizing pulses, was modifie to use a CMOS digital phase lock loop, resulting in a linear set of pulses. The associated programming which controlled the data—				
or parses. The associated programming which controlled the data -				

DD 1 JAN 73 1473 EDITION OF 1 NOV 85 IS OBSOLETE S/N 0102-014-6401 |

SECURITY CLASSIFICATION OF

acquisition process and sequencing, was changed to use the direct memory access feature of the system computer. This enabled data, from high response pressure transducers mounted in a turbomachine, to be taken once every rotor revolution rather than once every ten revolutions. A user's manual for paced data acquisition is included.

 $\ell \widehat{\gamma}$ 



2

DD Form 1473 S/N 0102-014-6601

SECURITY ELASSIFICATION OF THIS PASS/Show Date Entered)

# Approved for public release; distribution unlimited

Hardware and Software Improvements to a Paced Data Acquisition System for Turbomachines

by

Patrick Anthony McCarville Lieutenant Commander, United States Navy B.S., University of New Mexico, 1972

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN AERONAUTICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL June 1981

Author	Pato 2 a Mulawille
Approved by:	Commend & Shapens
	Thesis Advisor
	Chairman, Department of Aeronautics
	Chairman, Department of Aeronautics
	Dean of Science and Engineering
	Dean of Science and Engineering

#### **ABSTRACT**

Modification of the phase lock loop synchronizing circuits and of the method of input/output communication used in a synchronized data sampling system, are reported. A device known as PACER which used an analog phase lock loop for synchronization and produced a non linear set of synchronizing pulses, was modified to use a CMOS digital phase lock loop, resulting in a linear set of pulses. The associated programming which controlled the data acquisition process and sequencing, was changed to use the direct memory access feature of the system computer. This enabled data, from high response pressure transducers mounted in a turbomachine, to be taken once every rotor revolution rather than once every ten revolutions. A user's manual for paced data acquisition is included.

# TABLE OF CONTENTS

ı.	INT	RODUCTION	10
II.	PAC	ED DATA ACQUISITION SYSTEM DESCRIPTION	13
	A.	GENERAL DESCRIPTION	13
	в.	SYSTEM SOFTWARE	15
		1. RTE-IVB Operating System	15
		2. System Test and Operation Program	16
	c.	SYSTEM HARDWARE	17
		1. Hewlett Packard HP21 MX Computer	17
		2. Hewlett Packard HP5610 A A/D Converter	18
		3. PACER	19
III.	CHA	NGES TO PACER HARDWARE	20
IV.	CHAI	NGE TO ACQUISITION SOFTWARE	22
	A.	METHODS OF INPUT/OUTPUT	22
	в.	INCORPORATION OF DMA	22
٧.	RES	ULTS	24
	A.	LINEARITY TEST	24
	в.	AUTO LOCK-ON TEST	25
	c.	TEST OF ACQUISITION TIME	25
VI.	CON	CLUSIONS AND RECOMMENDATIONS	27
APPE	NDIX	A: HARDWARE DESIGN DETAILS	43
APPE	NDIX	B: SOFTWARE DETAILS	47
APPE	NDIX	C: PACED DATA ACQUISITION USERS MANUAL	61
LIST	OF :	REFERENCES	68
TNTT	T A T. 1	NICTRIBILATION TICT	69

# LIST OF TABLES

I.	CALL EXEC Parameters	29
II.	Data Acquisition Times	30
III.	Components used in PACER	30
C=1	Paced Data Output from Program A2D	65

# LIST OF FIGURES

1.	Paced Data Acquisition System Components	31
2.	Schematic of PACER	32
3.	Original and Revised PACER Circuits	33
4.	CD4046 PLL Circuit Detail	34
5.	EXEC CALL Flow Diagram	35
6.	PACER Test Chassis	36
7.	PACER Front Panel	37
8.	Pulse Trains at Counter Bl for Analog & Digital PLL Circuits	38
9.	Paced I/O Request Flow Diagram	39
10.	Data Acquisition and Test Equipment	40
11.	Ramp Test Data from Original PACER	41
12.	Ramp Test Data from Revised PACER	42
C1	Data Acquisition and Test Equipment	66
C2	Cable Connections for Test Data Acquisition	67

# LIST OF SYMBOLS AND ABBREVIATIONS

# SYMBOLS

Driver Amplifier
4-Bit binary counter
Comparator
Buffer Amplifier
AND gate
Latching Flip Flop
Delay Flip Flop
Inverter
PACER I/O controller port
A/D I/O controller port

### ABBREVIATIONS

ABBREVIA	TIONS				
A/D	Analog-to-Digital				
1/0	Input-Output				
RTE	Real-Time Executive				
l/Rev	Once per Revolution				
1/BL	Once per Blade Passage				
PLL	Phase Lock Loop				
CMOS	Complementary Metal Oxide Semiconductor				
TTL	Transistor-Transistor Logic				
DMA	Direct Memory Access				
DCPC	Dual Channel Port Controller				
TP	Test Point				

#### ACKNOWLEDGEMENT

To my thesis advisor, Dr. Raymond P. Shreeve, goes my sincere appreciation for his steadfast moral and technical support. Without his timely and intuitive guidance, this project would not have culminated in the results reported herein.

Secondly, to Mr. Jack King goes credit for the fine workmanship resulting in the circuits built and tested for this report. His expertise in the field of electronics was an invaluable aid in the completion of this work.

Finally, to Mr. Alan McGuire goes my gratitude for his most professional work in the drawings and figures completed for this report.

# I. INTRODUCTION

The device described herein and referred to as the "PACER" is part of a computer controlled data acquisition system in use at the Turbopropulsion Laboratory at the U.S. Naval Postgraduate School. It is an electronic interface unit built of solid state and integrated circuit components. The PACER was designed to allow the acquisition of data from high response transducers mounted in the case of rotating machines to be synchronized with respect to rotor position. Using the PACER, the analog to digital conversion of the data from a particular transducer can be programmed to occur at any position of the rotor with respect to the transducer, independent of rotor speed.

The PACER was first designed and built in a "bread board" configuration in 1976 by James C. West as described in Reference (1). U.S. patent no. 4,181,962 was issued for the PACER on January 1, 1980. The present hardware configuration of PACER involves minor but important changes which improve its performance and are documented in this report.

The original PACER made it difficult for the typical user to acquire accurate data in a reasonable amount of time for the following three reasons:

(1) The timing pulses generated within PACER were not always spaced linearly in time between blade pair

- synchronizing pulses. This resulted in data which in some cases was subtly distorted, and in other cases appeared to have noise riding on it.
- (2) The range over which the PACER could follow rotor RPM changes and remain synchronized was limited to approximately + 15% of the initial RPM at which the PACER was set to take the data. This required repeated, and somewhat involved, manual adjustment of an RPM "lock-on" procedure to acquire data at different speeds.
- (3) The rate at which data could be taken was limited below the desired rate. This meant that rather than being able to sample data on every revolution of the rotor, the system was only capable of taking data once every 8 to 10 revolutions, depending on RPM.

The methods used to improve the performance of the PACER fall into two areas, hardware and software. Hardware changes were used to improve PACER linearity, eliminate manual lock-on procedures, and increase speed-following range. A change in acquisition software was used to increase the rate at which data could be taken.

The change in PACER hardware consisted of replacing the original analog 562 phase lock loop with a CMOS digital phase lock loop and eliminating the discrete components forming the coupling circuit in the PLL feedback path. The change to acquisition software involved use of the DMA (direct memory

access) feature of RTE-IVB system software [Ref. 2] which is incorporated in the I/O driver written for the PACER.

As a result of the hardware and software changes which were made, all of the limitations described above were eliminated. The improvement in PACER performance was verified using test programs and rotating machine signal simulation circuits which enabled controlled test techniques to be employed.

In the following section of this report a description of the entire paced data acquisition system is given. Section III describes the changes made to PACER hardware and the effects of those changes, while Section IV describes the change to acquisition software. In Section V the results of the changes are verified with a report of the system tests. Section VI lists conclusions and recommendations for further system development. Appendix A contains detailed hardware circuit design figures and Appendix B details the software programs - both acquisition FORTRAN and system assembly language drivers. Finally Appendix C is a step by step system users manual for paced data acquisition.

#### II. PACED DATA ACQUISITION SYSTEM DESCRIPTION

#### A. GENERAL DESCRIPTION

Components of the system are shown schematically in Figure 1 and details of the circuits, including the modifications made in the present work are shown in Figures 2-4. The PACER acts as a secondary controller on the interface between the Hewlett-Packard HP 21-MX computer and the A/D converter. Referring to Fig. 1, in a normal (not paced) data taking sequence, the 21MX would call on the A/D converter to take an analog data sample, convert it to digital, and output it to the computer memory. Since the computer program execution cannot be synchronized to the rotation of the machine shaft, the data sample would be from a random, unidentified point.

In a paced data acquisition sequence, the PACER provides the timing control to the 21MX computer. After the 21 MX computer passes a word (IBLADE) to the PACER defining the desired position, the PACER acts as an intermediary. It intercepts the computer command to the A/D converter, tells the computer that the A/D converter is in the process of acquiring the data, then sends a command pulse to the A/D converter at a time synchronized to the desired position in the cycle of the rotation of the machine.

The sequence of events for paced data acquisition using the software developed in the present work is as follows:

- (1) The user enters the main program (which was written to be used for system testing or for data acquisition).
- (2) The main program prompts the user for information regarding the (rotor) position(s) desired at which to start taking data points. This information defines the integer IBLADE.
- (3) The main program calls the PACER, passes IBLADE to the PACER, and receives rotation speed (IRPM) from the PACER. Control then returns to the main program.
- (4) The main program calls the A/D converter telling it to take a number of data samples (N) (at the desired point). When complete, control is returned to the main program.
- (5) If a survey of positions (for example, across a pair of blade passages) has been programmed using a DO loop, the main program repeats steps (2) and (3), incrementing IBLADE each time until the loop is finished.
- (6) When all data have been taken and stored in the computer memory, the main program converts the digital data (which are binary whole numbers) to decimal values scaled appropriately to the ± 1.0 volt range of the A/D converter. As programmed, it then outputs that data to the desired peripheral(s) (i.e. the printer, plotter, or terminal).

#### B. SYSTEM SOFTWARE

The software used in the data acquisition should be viewed as consisting of two separate parts, the RTE-IVB operating system which is generated in-house following standard procedures supplied by Hewlett-Packard, and the system test and operation FORTRAN program which may be modified at any time by the user operating in the RTE-IVB system.

#### 1. RTE-IVB Operating System

The RTE-IVB (Software) Operating System is generated (and can be regenerated) by the System Manager in a process which "configures" the System for the particular set of (I/O) devices which the computer must address [Ref. 3]. RTE-IVB permanently resides on disc and is automatically loaded when the system is turned on. It consists of a collection of software modules which perform system resource management, operator requests for utility programs (FORTRAN compiler, file editor, etc.), and user program scheduling for time sharing [Ref. 4]. RTE-IVB is visible to the user through interaction at the It allows multi-programming through its scheduling modules so that more than one user's program may be active at a time. The input/output (I/O) drivers are a set of modules in the RTE-IVB System. They are the software routines which control the input and output communication between the user's program and addressed peripheral devices. The drivers enable efficient use of peripherals which act at different speeds by allowing one or more fast I/O requests to be

processed while waiting for a request from a slow peripheral device to be completed. A driver written for the PACER (DVR.70) and a driver written for the A/D converter (DVR.56) are part of RTE-IVB and are listed in Appendix B.

#### 2. System Test and Operation Program

The system test and operation program (A2D) is a FORTRAN program written and used in the course of the present work. A listing and flow diagram are given in Appendix B. Program A2D converts the user's requests, which are entered at the terminal, to the parameters required by the RTE-IVB I/O drivers. It is an interactive program consisting of two parts. The first part, a system test (subroutine ADTES), is entered if the user wants to carry out a test of the paced data acquisition system simply to ensure that all components are operating correctly. The second part, (Subroutine RPACE), is executed if paced data is to be acquired from a test rig. Both the "test" and "operation" portions of A2D use the FORTRAN statement "CALL EXEC" to enter the appropriate driver. The CALL EXEC statement, with its accompanying parameters, transfers control from the FORTRAN program to the assembly language driver for the device requested. A simplified flow diagram of the CALL EXEC routine is shown in Figure 5. The driver initiates the input or output task as specified in the parameters which it received. If the task is for "output", after the task is initiated control may return to the calling FORTRAN program or another user's program. If the task

requires "input", then control may be passed to another program, but not back to the calling program, since the calling program must have an input value to continue executing. This permits efficient use of the computer's time, which is essential for multi-programming, while waiting for a slow peripheral device to complete its cycle of operation.

#### C. SYSTEM HARDWARE

The hardware devices used in paced data acquisition are the HP-21MX computer with printer, its magnetic disc, plotter, and terminal, the HP 5610A A/D converter and the PACER.

#### 1. Hewlett Packard HP 21 MX Computer

The HP 21 MX is a (Micro-programmable) mini-computer having 128 machine instructions and 32K of logical main frame memory. In the present configuration a 20 megabyte capacity disc and disc operating system are an integral part of the system. A detailed description of the computer is given in Reference 2.

An important feature which is typical of computers of this size is the input-output structure. With a limited number of relatively slow I/O devices to be serviced, the computer can communicate with all devices through a single port known as the I/O bus. Each device requires its own I/O interface on the bus. The interface acts as a filter and ensures that output information is received only by the device designated to receive it and that input information is put

on the bus from only one device at a time. The I/O software drivers control the I/O hardware interfaces by commands to either "turn-on" or "turn-off".

#### 2. Hewlett Packard HP 5610A A/D Converter

The HP 5610A analog-to-digital converter accepts analog data input on up to sixteen different channels and under computer controlled multiplexing converts to a 10 bit binary data output. With an input conversion aperture of 50 nanoseconds, rapidly changing signals (100 KHz) can be converted accurately. The HP 5610A can operate in one of six modes as described in Reference 5. Currently the paced data acquisition system uses the "random access mode" in which a specific channel is sampled on receipt of a command word and an encode command pulse from the 21 MX computer. The command word tells the A/D converter which mode of operation to use and which channel number to sample. The encode command pulse triggers the data conversion to start 2 µsec later. The data conversion itself is finished in a total time of 10 µsec. Using computer-issued encodes, which is the mode required for paced data, the sample cycle time is 20 µsec. Hence data can be converted at rates of up to 50,000 samples per seconds, depending on how rapidly each successive command word is received.

The other mode which is used only for non-paced data is the Free Run, Random Access mode. In this mode the command word is required as before, but no encode command is

needed from the computer. The A/D converter simply converts data as fast as it can (100,000 samples per second) on the selected channel. This mode is not addressed further in this report.

#### 3. PACER

A schematic of the PACER is shown in Figure 2. In its original form, a detailed description of the internal operation is given in Ref. 1. The PACER consists of two major sections, an "RPM counting section" and a "synchronized command pulse section". The "RPM counting section" continuously counts the number of 250 KHz time base pulses that occur between the once-per-revolution pulses received from the test rig. This number of counts is available as an output (IRPM) from the PACER on every revolution cycle.

The "synchronized command pulse" section is the heart of the PACER. It uses a phase lock loop to generate 256 pulses within each pair of blade passages (i.e. 128 pulses from blade #1 to blade #2 and 128 pulses from blade #2 to blade #3). At the same time, these pulses are counted and compared with the programmed data conversion location specified in IBLADE. When the comparison is true, a command to the A/D converter (A/D Device Command) is generated. Thus a command to convert a data sample is synchronized with a desired position of the rotation rotor in the machine.

#### III. CHANGES TO PACER HARDWARE

In order to determine the cause of the non-linearity in the PACER, a test chassis was built to provide easy access to the four circuit boards and to allow modifications to be attempted without interference to the working unit. The test chassis is shown in Figure 6. It is electrically identical to the system PACER shown in Figure 7 and uses the same four circuit boards. Using the test PACER with an oscilloscope it was possible to examine the wave forms, at any point in the PACER circuit. In so doing, it was found that even with the lock-on procedure recommended in Reference 1, the output pulses from the PLL  $(256 \cdot \text{Fo}/2)$  were not always linearly spaced between the beginning and end of the input pulses (Fo/2). This non-linearity is seen in the oscilloscope traces shown in Figure 8, which shows the signal at counter Bl. At counter Bl the pulse frequency is 1/32 of the output frequency of the PLL which allows the non-linearity to be obvious to the eye. It was further noted that a deviation of as little as 3° from the ideal 270° phase relation called for in Reference 1, caused non-linear spacing and excessive unsteadiness ('jitter') of the pulses into counter These problems were inherent in the 562N PLL when used with digital waveforms because an analog phase comparator was used in that particular circuit [Ref. 6].

A CD4046 (CMOS) PLL was therefore chosen to replace the 562N. The CD4046 uses a digital phase comparator to maintain lock [Ref. 7] and is specifically designed to operate with digital waveform inputs as are found in the PACER application. It also permits, with proper associated component design, operation over an extremely wide frequency range (by so-called frequency tracking) without loosing lock.

The changes which were made in the PLL and associated circuitry are shown in Figure 3. Both the PLL and the discrete component coupling circuits were changed. The replacement of the old coupling circuits with CMOS-to-TTL (4050B Buffer) and TTL-to-CMOS (7417 Drivers with pull-up resistors) matching devices was necessary because of the special requirements of the CMOS PLL with regard to interfacing [Ref. 7]. The detailed circuitry of the CD4046 (CMOS) PLL is shown in Figure 4. Specific details of the components are given in Appendix A.

#### IV. CHANGE TO ACQUISITION SOFTWARE

#### A. METHODS OF INPUT/OUTPUT

The two methods available under RTE-IVB for input and output are the "standard" method and Direct Memory Access (DMA). In both methods the software driver controls the initiation and completion of the I/O request. Figure 9 is a schematic representation of the hardware and software involved in an I/O request in the paced data acquisiton process. The standard I/O method requires that the software driver be entered for each data sample taken. In contrast, the DMA I/O method uses the "dual channel port controller" option of the 21 MX computer to bypass the requirement to return to the driver for each new data sample [Ref. 2]. Thus by using DMA, the time involved in executing the software driver for each sample is saved.

#### B. INCORPORATION OF DMA

The system software was changed so that DMA was used for the A/D I/O process. The DCPC option was added to the system in 1977. The driver DVR56 was subsequently modified by Hewlett Packard to permit DMA for I/O operation with the A/D converter. The use of the DMA feature required only that the proper parameters be specified in the CALL EXEC statement for the A/D converter. Table I lists the parameters,

with their meanings, for the CALL EXEC statements used to call the A/D converter and the PACER through the drivers DVR56 and DVR70 respectively. The parameter "N", which is passed in the call to driver DVR56, sets up the DMA option in the 21 MX I/O interface logic through the Dual Channel Port Controller (DCPC). The program A2D was written so as to use the DMA feature. A flow chart, listings, and parameters used in program A2D and the drivers DVR56 and DVR70 are given in Appendix B.

#### V. RESULTS

Tests were run to verify the linearity of the new CMOS PLL circuitry, to demonstrate the automatic lock on feature, and to determine the speed at which data was acquired. The tests were run using the test pulse generation circuit on circuit board #4 of the PACER. This circuit provides an electronically produced simulation of the 1/Rev and 1/Blade pulses that would ordinarily be received from the test rig. The test set up for the tests is shown in Figure 10. An external signal generator was used to provide the driving signal to the pulse generating circuit at the desired blade passing frequency. Appendix C gives detailed procedures for performing a simulation test run.

#### A. LINEARITY TEST

Figure 8 shows a comparison of PLL output pulses from the 562N PLL and the new CMOS digital PLL circuits. It can be seen that the new circuitry produces symmetric and evenly spaced pulses while the old PLL circuit does not.

A linear ramp test signal was input to the A/D converter on analog channel 0. The PACER test portion of program A2D was run calling for a survey across the simulated blade pair. The test was repeated for the old and new PLL circuits. Figures 11 and 12 show the output results from the PACER

using the old and new PLL circuits respectively. The apparent "bending" of the ramp test signal when seen as the graphed output from the old PLL method is due to the inherent non-linearity of the 562N PLL. The strict linearity of the CMOS digital PLL circuit was noted.

#### B. AUTO LOCK-ON TEST

The new CMOS digital PLL requires no lock-on procedures as did the 562N PLL [Ref. 1]. Tests were run to confirm that while varying the blade passing frequency, the new PLL remained in a locked-on condition. It was shown that within the design range of the PLL circuitry, any variation of blade passing frequency (RPM) was followed without error by the digital phase lock loop. Two separate PLL circuits were designed, each one covering a range of blade passing frequencies. One PLL circuit now covers the range from 250 Hz to 2.5 KHz. The other covers the higher range from 3 KHz to 11.1 KHz. The reasons for this division are explained in Appendix A.

#### C. TEST OF ACQUISITION TIME

Using the software methods used in Reference 1, a short test program calling for a specified number of data samples to be taken, was run. Clock time accurate to .1 millisec was recorded by the program just before the first sample and just after the last sample of data was acquired. The lapsed time for the total acquisition was output. It was shown that up to 10 revolutions of the machine rotor where required for each data sample to be taken.

After changing to the DMA software method described in section IV, similar tests were run. The results of these tests are shown in Table II. It was noted that the interval between samples was reduced to less than one revolution of the machine rotor.

#### VI. CONCLUSIONS AND RECOMMENDATIONS

The desired improvements in the paced data acquisition system were achieved; namely,

- (1) The speed of acquisition of successive data samples was increased to enable data to be sampled on every revolution.
- (2) The correlation between the position recorded for a paced data sample and the physical position of the probe with respect to the rotor at acquisition, was significantly improved through an improvement in the linearity and stability of the PLL and associated circuitry.
- (3) The manual adjustments previously required for each small range of RPM were entirely eliminated by the reported hardware modifications.

With the present hardware and software the PACER operates as fast as is possible given the constraint that the 21 MX computer operates always in the interrupt mode for all I/O operations. If the need arises to survey across a blade pair on one resolution and the computer can be dedicated to the single task of acquiring paced data, then the non-interrupt mode of 21 MX I/O processing could be used. This change would eliminate other users during the paced data program operation. It would require that the drivers DVR56 and DVR70

to be rewritten in assembly language and loaded into the RTE-IVB operating system by the system manager. It is noted however that the maximum data rate of 100,000 samples per sec cannot be exceeded using the present A/D converter.

#### Table I. CALL EXEC Parameters

To call the PACER (DVR70)

# CALL EXEC (1, LU, IRPM, LEN, IBLADE)

Parameter	Meaning	Limits/Value
1	I/O	1
LU	device reference number	19
IRPM	RPM timing counts returned	N/A
LEN	number IRPM of words passed	0,1
IBLADE	data position indicator	0-35,584

### To clear the PACER

# CALL EXEC (3, LU)

Parameter	Meaning	Limits/Value	
3	clear the device	3	
LU	as above	19	

# To call the A/D (DVR56)

# CALL EXEC (1, IDRT, IBUF, N, ICHAN, ICODE)

Parameter	Meaning	Limits/Value
l IDRT IBUFF N ICHAN ICODE	I/O device reference number data storage array name number of samples input channel number mode of A/D operation	1 20 dimension 256 1-99 0-15 0-7

Table II. Data Acquisition Times

Run N	umber Samp	les RPM	Time	Time/Rev	Time/Sample
Before	DMA				
1 2	100 100	17,300 17,400	1.61 1.60	.0035 sec. .0032 "	.0161 sec. .016 "
3	20	7,500	.51	.008 "	.025 "
4 5	20 500	8,000 30,000	.45 9.51	.0075 "	.0225 "
6	500	29,900	9.50	.002 " .002 "	.019 " .019 "
After D	<u>MA</u>				
1	100	15,100	.398	.00397	.00398
2 3	100 200	15,000	.400	.004	.004
4	100	8,000 30,000	.750 .200	.0075 .002	.0075 .002
	Tal	ole III.Comp	onents	Used in PACER	
COMPONE	NT	SCHEMATIC N	IUMBER	VALUE OR TY	PE NO.
					Low Board
		Rl		10 ΚΩ	4.7 ΚΩ
Resisto	rs	R2 R3		100 ΚΩ 1 ΜΩ	100 KΩ 1 MΩ
		R4		39 ΚΩ	47 KΩ
		R5		12 ΚΩ	12 ΚΩ
		R6		12 ΚΩ	12 ΚΩ
		R7		10 ΚΩ	12 ΚΩ
Capacit	ors	C1 C2		50 pf 1.5 μf	.001 μf 1.5 μf
Counter Latch Compara AND Gat Inverte Buffer	tor	Bl thru Ll thru Cl thru Ul thru Il, I2 Fl thru	L8 C4 U3	7419 747 932 740 740 N405	5 4 8 4 0B
Driver Phase L	ock Loop	Al thru PLL	A4	741 CD40	




Figure 1. Paced Data Acquisition System Components





Figure 2. Schematic of PACER






Figure 3. Original and Revised PACER Circuits




Figure 4. CD4046 PLL Circuit Detail




Figure 5. EXEC CALL Flow Diagram






Figure 6. PACER Test Chassis

Figure 7. PACER Front Panel



(a) Digital PLL



(b) Analog PLL

Figure 8. Pulse Trains at Counter Bl for Analog & Digital PLL Circuits




Figure 9. Paced I/O Request Flow Diagram




Figure 10. Data Acquisition and Test Equipment




Figure 11. Ramp Test Data from Original PACER




Figure 12. Ramp Test Data from Revised PACER

# APPENDIX A HARDWARE DESIGN DETAILS

### A.1 INTRODUCTION

The PLL circuit is shown in detail in Figure 4. A listing of component values is found in Table III.

Two separate PLL circuits were designed and incorporated into the hardware; one for each of two frequency ranges. This was done in order to cover a very large total frequency range while maintaining fast response to changes in frequency [Ref. 7]. In the following sections the design procedure which was followed is documented.

- A.2 DIGITAL PHASE LOCK LOOP (CMOS) DESIGN

  The CD4046 digital PLL requires four areas of external design [Ref. 7].
  - (1) Selecting the timing capacitor  $C_1$  which determines the center of the operating frequency range.
  - (2) Selecting the values of  $R_2$  and ratio of  $R_1$  to  $R_2$  which determine the upper and lower bounds of the lock range.
  - (3) Selecting the ratios of  $R_3$  to  $R_4$ ,  $R_3$  to  $C_2$ , and their values, which contribute to determine the damping ratio and settling time of the second order feedback loop.

(4) Interfacing the CMOS integrated circuit design with the TTL integrated circuits already in the PACER.

These areas are detailed in the following sections.

# A.2.1 Timing Capacitor

In the following discussion, figures and pages are quoted with respect to Reference 8, the main source for design information. To begin the design a value of R2 was chosen within the limits listed on page 228 of Ref. 8. The value of C1 was approximated using figure 5(b) of Ref. 8. The value was then readjusted after testing to compensate for the effects of the following component values.

# A.2.2 R1/R2

The chosen frequency range (fmax/fmin) was used to enter figure (c) of Ref. 8. The ratio Rl/R2 was obtained from the data in that figure using the design value of the supply voltage to the PLL. Knowing the ratio Rl/R2 and the value of R2 selected in section A.2.1, the value of R1 was obtained.

# A.2.3 R3/R4/C2

The design of the loop low-pass filter was a trial and error iterative process because of effects from the counting circuits Bl and B2 present in the loop [Ref. 7]. The RC time constant of R3 and C2 determined the settling time of the loop while the ratio of R3 to R4 determined the damping ratio.

The nominal values found in Reference 7 were used initially and then these were adjusted to obtain what was considered to be the best loop response to changes in the input frequency. Loop response time was found by putting small but rapid perturbations on the test frequency, then noting the time to regain phase lock-on. By balancing the response time (required to be as fast as possible) against the settling time resulting from the loop damping ratio (at a minimum to maintain stability) across the frequency range, a satisfactory overall loop response was attained.

# A.2.4 Interfacing

Due to the extremely high input and output impedances of CMOS integrated circuits, an interfacing buffer was needed between the CMOS PLL output from pin 3 and the TTL counter (Bl) input to pin 5 (Fig. 2). Also, interface drivers were needed between the outputs of TLL counters BlO and B2 and the inputs to the CMOS PLL at pins 14 and 3, respectively.

The buffer between PLL pin 4 and counter Bl pin 5 simply required wiring one of the unused buffers which were part of the N4050B Hex buffer chip already in the PACER.

Since the N4050B used a +5 VDC supply, the required transition from PLL +15V logic level to the counter +5v logic level was made.

In order to transition from the TTL (+5v) logic level of counters B10 and B2 outputs to the required PLL input levels (greater than +7v for logic 1), two 7417N TTL drivers

were used with 12 K $\Omega$  "pull up" resistors on their outputs. This gave a high logic level of +15 $\nu$  and a low state current drain on the drivers of only 1.25 ma each, well within their fan out capability [Ref. 9].

# APPENDIX B SOFTWARE DETAILS


This Appendix contains the following materials:

- B.1 ACQUISITION FORTRAN PROGRAM A2D [Ref. 10]
  - B.1.1 Program A2D Flow Chart
  - B.1.2 Program A2D Listing
  - B.1.3 Program A2D Parameter Listing
- B.2 SOFTWARE DRIVERS [Ref. 11, See Note 1]
  - B.2.1 Flow Chart
  - B.2.2 Pacer Driver DVR 70
  - B.2.3 A/D Driver DVR 56

# Notes on Software Drivers

- Copyright: The drivers DVR 70 and DVR 56 are copyrighted by the Hewlett-Packard Company, 1978. Approval for reproduction granted by Hewlett-Packard 22 May, 1981.
- 2. The driver flow chart in B.2.1 is a simplified diagram which shows the basic process for a typical driver. DVR 70 contains a series of steps which pass IBLADE (output) and a section which receives IRPM (inputs). The initiator section first outputs IBLADE to the PACER. After that, control is returned to the Central Interrupt Controller to await the PACER interrupt signal indicating it has IRPM ready to output. When the interrupt occurs, the completion section of DVR 70 is entered and IRPM is passed.

DVR 56, on the other hand, has only the input function to complete. It accomplishes this task as the standard driver indicated in the flow chart B.2.1. The beginning of DVR 56 configures the DMA feature of the RTE-IVB [Ref. 2].



# B.1.2 Program A2D Listing

```
T=00004 IS ON CR00028 USING 00009 BLKS R=0000
 DSAL
                                                              FTN4,L PROGRAM A2D
0000000000001111274567
0000000000001111274567
00000000000001111274567
                                                                                                                                                                                                                                             PACED DATA ACQUISITION
                                                                                                                                                                                                                         OPERATION AND TEST PROGRAM
                                                                           OPERATION AND TEST PROGRAM

P. A. MCCARVILLE APRIL 1981

COMMON IRPM
INTEGER CHANL, AVERG, SURVEY, MODE, PAIR, POSIT, OFFSET

OF FORMACT. MILETS!

READ AND ANTEST!

READ ANTEST!

READ ANTEST!

CALL ADJESTIGGS)

CONTO 1997

OF READ (1, *) NITER TEST NUMBER ")

OF WRITE (1,100)

100 FORMAT: DO YOU WISH PROMPTING ? 1=YES 0=N0")

READ (1, *) NITER TEST NUMBER ")

OF WRITE (1,100)

101 FORMAT: DO YOU WISH PROMPTING ? 1=YES 0=N0")

READ (1, *) NITER TO 102

102 FORMAT: ENTER CHANL, SURVEY, PAIR, POSIT, AVERG, OFFSET")

COT 107

102 WRITE (1,120)

READ (1, *) CHANL

112 FORMAT: ENTER DATA CHANNEL. LIMITS 0-15")

READ (1, *) AVERG

OR TO 107

108 WRITE (1,120)

109 FORMAT: DO YOU WISH A SURVEY OR SINGLE PT ? 1=SURV*,

READ (1, *) AVERG

WRITE (1,130)

130 FORMAT: DO YOU WISH A SURVEY OR SINGLE PT ? 1=SURV*,

READ (1, *) AVERG

WRITE (1,131)

131 FORMAT: WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS*,

READ (1, *) PAIR

133 FORMAT: WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS*,

READ (1, *) PAIR

134 FORMAT: WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS*,

READ (1, *) PAIR

WRITE (1,145)

135 FORMAT: WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS*,

READ (1, *) PAIR

WRITE (1,145)

145 FORMAT: WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS*,

READ (1, *) PAIR

WRITE (1,145)

145 FORMAT: DO YOU WANT TO OFFSET THE SÚRVEY ? 1=YES 0=NO")

READ (1, *) PAIR

WRITE (1,145)

157 FORMAT: ENTER X OFFSET, (WILL DELAY START X OF 256)*

** "COTOCIOS"

READ (1, *) PAIR

WRITE (1,145)

170 WRITE (1,145)

170 WRITE (1,145)

170 WRITE (1,145)

171 FORMAT: DO YOU WISH ANOTHER RUN ? 1=YES 0=NO")

READ (1, *) PAIR

WRITE (1,145)

171 FORMAT: DO YOU WISH ANOTHER RUN ? 1=YES 0=NO")

READ (1, *) PAIR

WRITE (1,145)

172 GURL READ (1, *) PYOU WISH ANOTHER RUN ? 1=YES 0=NO")

READ (1, *) POSIT

170 WRITE (1,145)

171 FORMAT: DO YOU WISH ANOTHER RUN ? 1=YES 0=NO")

READ (1, *) POSIT

172 GURL RUNCH RUNCH
                                                                                                                                                                                                                P. A. MCCARVILLE APRIL 1981
0031
0033
0033
0033
0035
0035
```

```
FORMAT(25X,"))> END OF RUNS (((",//)
> STOP
END
SUBROUTINE RPACE (ICHAN, IAVG, ISURV, IMODE, IPAIR,
CIPOSIT, IOFFS, N2)
DATA ACCISITION SUBROUTINE
                   REAL SRUPT(256)

DIMENSION IBUFF(99),ITIME(5)

N=IAVG

CALL EXEC (11,ITIME,IYEAR)

WRITE (6,90) N2,ITIME(5),IYEAR

90 FORMAT(//,10x," THIS IS TEST $",12," RUN ON JULIAN",

**DATE ",13,3x,14//)

IF (ISURV . EQ. 1) GO TO 120
                                                    SINGLE POINT ACQUISITION
                SURVEY ACROSS BLADE PAIR ACQUISITION
                OUTPUT TABLES/PRINT
                WRITE (6,146)

146 FORMAT(//,23X,"PACED SURVEY DATA",//)
WRITE (6,148) SRVPT

148 FORMAT(8(2X,F8.7))

150 RPM=60/(IRPM*.000004)
WRITE (6,155) RPM

165 FORMAT(/,20X,"COMPRESSOR RPM FOR THIS RUN WAS ",

CF7.2/)
GO TO 999

195 WRITE (6,196) IPOSIT, IPAIR, PTDATA

196 FORMAT(" THE DATA VALUE FOR POSITION ",13," OF BLADE PAIR",

*I2' IS
GO TO 150

999 RETURN
END
SUBROUTINE ADTES(IGCB)
             *****
                                       TEST OF THE PACED DATA ACQUISITION SYSTEM
                          COMMON ÍRPM
DIMENSION IGCB(192)
```

# B.1.3 Program A2D Parameter Listing

CHANL/ICHAN The A/D analog input channel to be sampled.

AVERG/IAVG The number of samples per position to be

averaged.

SURVEY/ISURV Survey/single position selection

MODE/IMODE Paced/free run-normally 1

PAIR/IPAIR The pair of passages selected

POSI/IPOSIT The position within the pair of passages

OFFSET/IOFFS To start the survey later than position #1

within the pair passages. Entered as % of

256.

IRPM See Table I

IBLADE See Table I

IBUFF The name of the set of digital data

storage locations

N2 Test number that date


RBUFF Floating point data storage

PTDATA/DATA The data value at the selected point

SRVPT The array holding the data surveyed

IGCB Graphics control block, graphics package

usage nonaccessible.



B.2.1 Flow Chart

# B.2.2 Pacer Driver DVR 70 8:35 AM FRI.. 4 AUG.. 1978

PAGE 8002 #61

```
agas
        BUBS
                             ISMB.R.L
              99999
        MANA
                                  NAM DYPTH, A NPGS RPACE RTE DRIVER PEV. 783724 JOH
       000...
       0005.
                 ORTVER FOR NAVAL POSTGRADUATE SCHOOL MOTEREY CA.
       ARRA.
                 AUTHOR: JIM MOORTS MEFLY SANTA CLARA 498-996-9800
       PRA7.
       *8798
                 THIS WEE DRIVER WILL DUTPUT A BLADE NUMBER TO
       8489 ·
       20100
      *P11+
                CALLING SEGUENCE:
      99124
                CALL EYEC(1, LU, IRPM, LEN, TBLADE) >>>> NORMAL THRUT (READ)
      9913.
      0014.
                                . I OGICAL HINTT NUMBER OF PACER
      9915.
                                * RETURNED RPM VALUE FROM PACER
      9916.
                                T (NORMAL), E & (NOP - IMMED. COMPLETIONS
                         LFN
                         INLADE & PACED RLADE NUMBER (16 BIT INTEGER)
      P017.
      2018.
               CALL EVEC (3, LU1 >>>> CLEAR CONTROL ON PACER
     7016.
     9024
           deduce untake
     1631
           MARGIT CIRCRER
                         1.70 Mgs
                                              ENTER INTITATION SECTION
           CR 142 151685
     ودمه
                               JSR SETIO
                                              CONFIGURE TOO THETPUCTIONS
    0E23
          70703 712175P
                               LOA FOTE, I
                                              RET CONTROL WORD
    2024
          10014 7521060
                               ER GNA
    7425
          מניחחק מצההאסם
                                              TSOLATE REQUEST TYPE
                               CHA AT
   . 2225
          72006 0521058
                               IMP n.x1
                                              TNPUT?
    9027
          ***** *******
                                               YES - DOIT
                               CPA A3
    3028
         00310 3021060
                                             CONTROL?
                               שאדאן פאנ
    9824
         09011 1266000
                                              YES - DOIT
                              LOA AL
   PARES
                                             ART T.F. WRITE TO DEVICE NOT ILLEGAL
                              JHP 1.78.1
   ACRES CHECK FOR CLEAP CONTROL AND NO SUBFUNTION BITS SET
                                             ERPOR PETURN TO TOC
   9833 CHOIS ISIERS CHIRL LOS EGTS. I
  0035 03314 002002
                                            GET CONTROL WORD
                             AND RETUR
   7036
                                            ISPLATE SUBFUNCTION ALTS
        מוכטשבט בובטט
                             524
        nonia learne T.a
  MART
                             JMP PEJCT
                                            YFS, REJECT AS TLLEGAL CONTROL REDUFST
  BEND
        70717 0671119 RTON LDA 84
                             CLC SC
        ונחכטם שלבנים
  20.30
                                           IMMEDIATE COMPLETION A=4
  9444
        20021 2621-78 REJET LDA R2
  9041
        מעמטאצו בצרקה
                                            SKIP LOAD OF ERROR CORE A-2 (RAN CONTRO
                                           PEJECT ERROR AR2
  BB42.
                            JNP 1.78.1
 ANAS+ PROCESS READ REQUEST
                                           RETURN TO TOC
 7844.
 PRAS PHO23 181667
                     D.YI LOA FOTS.I
      14454 BASBUS
                                          GET BUFFER LENGTH
 2947
       ANDSA GSAGRA
                            324
 7944
                                          CHECK IF a 0
      PROZE ARRAMA
                            EY. O AML
 MØ 49
      MU451 US48178
                                           NO, NORMAL PROCESS (1 WORD WILL BE THPL
                           CLR
 4458 ·
                                            YES, 6=9 (TRANSMISSION LOG)
                           JMP PTON
7051+ SETUP CONTINUATOR TO RETURN THIS SECTION
                                           RETURN TO TOC
7043 00030 0621048 0.43 LOA P2
0054 00031 7720358 5T4 C.7
9945 99732 728046A
                                         ADJUST APOPESS
                           574 C.79
                                         STUFF INTO CONTINUATOR RETURN
                          SK. U AME
                                         FATER CONTINUATOR SECTION
```

THIS PAGE IS BEST QUALITY PRACTICABLE YOUR GOLD CORNESHED TO DDC

```
9950±
MUST+ HORMAL RETURN TO INC NOW
9058±
      menga mengan texit CLA
menga 1240men JMP
                                            ARP TALL IS HELLS
AVSU
                                           RETURN TO TOC
                            JMP 1.70.1
7050
MARL.
#PR2+ CONTINUATION/COMPLETION SECTION
0043e
                                            FNTER CONT.
      mpm35 mmmmm C.70
9454
                                            COMETGURE TVO
                            JSA SETIO
      MONTH CLASSAR
9445
                                            CHECK FOR SPURTOUS INTERPUPT
                            LOA EGTI.I
3956
      ###37 1616##
                                            ISPLATE I/O REDUEST LIST POINTER
                            AND MASK
      QAGAG 3121129
APR7
                                            TS A REQUEST IN PROGPESS?
                            524
MARE
      20041 002002
                            JMP 1.3
                                             YFS. GC DO IT
      20242 025854B
2069
                                             NO. ZFRO TIME-OUT CLOCK
      72743 171774
72744 736435R
                            STA FOTIS, T
0070
                                            ADJUST RETURN TO P+2 (COMPINUATION)
                            157 C.70
JMP C.70.1
9071
                                            RETURN TO CIC
      19045 125035P
0072
7075+
MATA+ NUTPUT CONTROLL WOOD (RLADE NUMBER)
M475+
                                            RET BLACE NUMBER
                     0.42
                            LDA FOT9.I
      24045 151672
18476
                                            *** DERUG FNTRY POINT >>>>
                             NOP
       20147 200000
                     T.YX
2477
                                            OUTPUT TO DEVICE
                            OTA SC
44.78
      40450 162640
                      1.1
                                            TURN ON DEVICE
      02051 103700
02052 0360350
                             STF SC.C
7070
                                            ADJUST PETURN TO P+2 (CONTINUATION)
                             157 C.70
SERE
                                            RETURN TO CIC
                             JMP C.70.I
SPAL
       PP453 1250350
7692+
MARS+ COMPLETION SECTION
MURA+
                                            GET RPH FROM PACER
                             LIA SC
       C3254 107570
                      1.3
90.25
                                            GET RPM BUFFER ADDRESS
                             LOR EDTZ.I
3086
       PARSE 164646
                                             ACCE DERUG ENTRY POINT >>>>
                             HOP
       PROSE PROPER
                                             STUFF INTO USER RUFFFR
       00057 120001
                             STA B.I
                                            SET AER, ALL IS WELL RETURN CORE
SET BEI, TRANSMISSION LOG (1 WORD INPUT)
2098
                             CLA
       090A0 702400
 4646
                             CLA, THE
 4464
       00261 005404
                             CLC SC
JMP C.70.I
                                             CLEAR DEVICE
       ***** 1747 P. 1.4
 1095
                                             RETURN TO CIC, COMPLETE
       49863 128835R
 79.02
 46090
 1884 CONFIGURE TO INSTRUCTIONS
 1015+
                                             FNTRY TO SUBROUTINE
       mansa andrag SETIE NOP
 40.96
                                             ARSO OF I/O DEVICE, CHECK IF CONFIGURED
       44464 4521424
                             CPA PIO
 4437
                                              YES. BYPASS CONFIGURATION
       128084B
                             INP SETIM, I
 4698
                                             SAVE CURRENT I/O CHANNEL NUMBER
                              TA PIR
       20157 2721728
 apng
                                             COMBINE LIA WITH 1/0
       88178 532183R
                             TOR LIA
 4100
                                             STORE IT
       98971 979854P
                              STA T.3
 0101
                                             MAKE OTA INSTRUCTION
                             ADA BIPS
       4X872 4421139
 9172
                                             STORE IT
 0173
       ****** *******
                              TA T.1
                                             MAKE STC.C INSTRUCTION
                              ADA RITAP
 01/4
       PMC73 0421149
                                             STORE IT
                              STA 1.2
                                                                  THIS PAGE IS HEDT QUALITY PLANTING OUR
 0125
       10175 177051P
                                             MAKE CLC INSTRUCTION
                              TUR 84000
 0106
       20278 432115R
                                             STORF IT
                              STA T.A
 9107
       04477 0728169
                                              AND AGATN
                              STA 1.4
 8010
       84186 7720829
                                             RETURN FROM SURROUTINE
                                                                   THIS PAGE IS HEST WORLLITTORY
                              JMP SETIO, I
 2129
        10141 1250548
 @11@s
```

```
MILL+ CONSTANTS/STORAGE/LINKS
7112+
7113
       ****
                               FOU A
0114
      18885
                       2
                               EQU 1
2115
      abins unabub
                                                   CURPENT I/O SFLECT CODE VALUE
                       PIN
                               OCT A
                       40
                                                   DUMMY SELECT CODE
                               FOU A
2116
      የኒምህግ
                                               INPUT FROM DEVICE INSTRUCTION
7117
      METHS 192500
                       LIA
                               LIA SC
      02184 1010328 P2
                               DEF TEXTT-1
                                               RETURN PRINT IN INITIATION SECTION
7118
      Engras Paran
                       RЗ
                               CCT 3
0119
2129
      payang anapat
                       A 1
                               OCT 1
7121
       10107 000002
                               חכד פ
                       82
1122
      00110 003700
                       83799 NCT 3789
1123
       00111 397004
                       84
                               OCT 4
1124
       A9112 377777
                       MASK
                               9CT 77777
                                               MASK OFF BIT 15
      00113 300100 R100 OCT 100 00114 001100 R1170 OCT 1100
7125
7126
      90115 904000 84900 PCT 4000
7127
4128+
MIDDA MARE PAGE COMMUNITIONS AREA DEFINITIONS
#136±
                                               DEFINE START OF COMM AREA
0131
      21550
                               FQU 16588
                               FOII .+9
                       FQT1
       21460
2132
                       FUT2
3133
      71561
                              Fall ,+18
Fall ,+11
Fall ,+12
Fall ,+13
2134
      21562
                       FOT3
9135
      71863
                       FQT4
       41564
                       FOT5
31.56
7177
      01555
                       FST6
3138
      CIAGA
                              FOIL +14
                       FOTZ
                       FOTT FOIL +15
FOTTS FOIL +15
FOTTS FOIL +17
FOTTS FOIL +18
FOTTS FOIL +81
FOTTS FOIL +82
7139
       n1567
3146
       01570
7141
      91571
       71472
11/2
2143
       21771
                       FQT13 FQH +82
FQT14 FQH +83
2144
      41772
P145
       21773
                       FOT15 FOIL .+84
2146
       71774
@147
      BRITAG
                        SIZE FOR +
                               END
0148
    MO EPHORS STOTAL SERTE ASHR 92967-16911**
```

THIS PAGE IS BEST QUALITY PRACTICE DUE
FROM COPY FURNITURE TO DUC

# B.2.3 A/D Driver DVR 56

```
4DVR56 T=00003 IS ON CR00002 USING 00024 BLKS R=0000
    100023
000034
00004
00004
00007
00007
00007
                                                                 ASMB,R,L,B,C
DURS6
HED (2310/2311 SUBSYSTEMS RTE DRIVER)
NAM DURS6
ENT I.56,C.56
SPC 1

* FORTRAN CALL: CALL EXEC (1.IDRT, IBUFF, N.ICHAN, ICODE)

* IDRT SUBSYSTEM DEVICE REFERENCE NUMBER
IBUFF INTEGER ARRAY (DATA STORAGE MUHFER)
N NUMBER OF CONVERSIONS (DATA POINTS)

* ICHAN CHANNEL NUMBER:
* ICCDE: SUBSYSTEM/MBODE:
* 0 2311 DIG ENCODE

* 1 2311 DIG ENCODE

* 2 2311 DIG ENCODE

* 3 2311 SEQ PACE

* 4 2311 SEQ FREE

* 5 2311 SEQ FREE

* 5 2310 DIG

* SPC 1
    00112
00112
00113
00115
00017
                                         S 2311 SEG FREE

2310 DIG

77
2310 DIG

SPC

INITIATION SECTION

SPC

SPC

INITIATION SECTION

SPC

SPC

CONFIGURE INITIATION SECTION IO

SPC

STA DA

STA 1012

STA 1013

STA 1013

STA 1015

STA 1015

STA 1015

STA 1015

STA 1016

STA 1010

STA 104

ADA =B176/774

STA 105

ADA =B4100

STA 104

ADA =B4100

STA 104

ADA =B4100

STA 104

ADA =B4104

STA 1011

* VALIDA CHAN

IOA

STA 104

ADA =B4104

STA 105

STA 104

ADA =B4104

STA 105

STA 104

ADA =B4104

STA 1011

* VALIDA CHAN

IOA

STA 104

ADA =B4104

STA 1011

* VALIDA CHAN

IOA

STA 1011

* VALIDA CHAN

IOA

STA 1011

STA 1011

STA 1011

IOA

STA 1011

IOACCOPTI

ADA =B20000 ADD CROPTI

ADA =B20000 ADD CROPTI

ADA =B2010, I GODE 77

CCE, SSB YCS

INITIALIZE S

STA WI011 IOACCOPTI

ADA =B20000 ADD CROPTI

ADA =B20000 ADD CROPTI

ADA =B20000 ADD CROPTI

ADB =D-6

CCE, SSB YCS

INITIALIZE S

STA WI011 IOACCOPTI

ADB =D-6

CCE, SSB YCS

IOACCOPTI

CCE, SSB YCS

IOACCOPT

IOACCOPT

      0018
0019
0020
    IO INSTRUCTIONS
                                                                                                                                                                                                                                                                                                    ONF 10
DMA
IO
INSTRUCTIONS
   YES
NO - REJECT
RETURN
NUMBER OF REQUESTED
DATA POINTS GREATER
THAN ZERO?
NO - GO TO REJECT
0059
00062
00063
00065
00065
00065
00065
INITIALIZE SWITCH
TO 2310 OPERATION
TO ADDRESS INTO A
ADD CLC OPTION
CODE WORD INTO B
6 OR 7? I.E., 2310?
YES
                                                                                                                                                                                                                                                                                        NO, 2311 OPERATION
SET TO 2310 SEQ OR DIG MODE
```

```
JAPA SAR ADD STC OPTION

JAPA 102

JAPA 102

JAPA 103

JAPA 103

JAPA 103

JAPA 104

JAPA 105

J
SET SWITCH TO 2311 OPERATION CODE WORD INTO B 1 OPERATION ADD STC OPTION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             PROGRAM

0000CH

0100CH

040000

050000

0200CH

070000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         WORD COUNT (BUFF LENGTH)
NEGATIVE TO OUTPUT TO DMA
CW3 TO DMA
TURN OFF INTERRUPT
2310 OR 2311 OPERATION?
2310
```

# APPENDIX C PACED DATA ACQUISITION USERS MANUAL

The two sections of this Appendix describe the use of program A2D for both (C.1) System Verification and (C.2) Test Data Acquisition.

### C.1 SYSTEM VERIFICATION

In order to verify the complete paced data acquisition system (software and hardware), the following steps should be followed using the equipment shown in Fig. C.1.

# C.1.1 Procedure

A WaveTek 142 signal generator or equivalent should be used to drive the test pulse feature of the PACER.

- (1) Connect the "sync" output of the signal generator to the "sync" input on the PACER panel (Fig. 7).
- (2) Connect the 50  $\Omega$  output of the WaveTek to the A/D analog channel to be tested (normally 0) and to the oscilloscope.
- (3) Turn on the A/D converter.
- (4) Set the WaveTek panel switches to produce a ramp voltage of 1 volt maximum peak amplitude from the 50  $\Omega$  output.
- (5) On the PACER front panel connect the jack marked "BL" INPUT to the jack marked "BL" OUTPUT. Do

- the same for the jacks marked "REV" INPUT and "REV" CUTPUT.
- (6) Make sure "PACER ON" switches are in the "ON" position.
- (7) Ensure that the Card #3 with the frequency range encompassing the blade passing frequency set on the WaveTek generator is installed in the PACER.

  If necessary remove the front panel air vent and replace Card #3 with the proper range card. Card #3 is shown in Figure 7.
- (8) Turn on the PACER power switch and verify that the red pilot lamp is lit on the front panel.
- (9) Log on the 21MX computer following the directions in the TPL Data Acquisition Manual.
- (10) Once logged on, mount cartridge 28. Turn on the plotter and select the desired pen. Call up the Acquisition (Fortran) Program A2D with the command RP, A2D. Run the program with the command RU, A2D. The interactive program will prompt the user for responses. The responses are explained in the prompts which are given at the terminal. The prompts are as follows:
  - (a) System test or data run: enter Ø.
  - (b) Simulated blade pair to survey: enter any number 1-8.
  - (c) Is test set-up ready: if yes-enter 1, if noenter Ø.

After prompt (c) is answered yes, and if the test is successful, the plotter will plot the same ramp signal that was set on the oscilloscope in C.1.1 step 4 (Fig. 12). The linearity and smoothness of the ramp signal indicate the degree to which data acquired under pacer control agree with the analog data input to the A/D converter.

## C.2 TEST DATA ACQUISITION

In order to acquire paced data from the compressor (or other) test rig, the following steps should be followed with the equipment shown in Fig. C.1.

# C.2.1 Procedure

- (1) Cables to the PACER from the optical timing wheel on the test machine should be connected as shown in Fig. C.2. Verify the transducer input connections to the A/D converter at the A/D junction box.
- (2) Turn on the A/D converter. Turn on the signal conditioner.
- (3) Log on the 21MX computer following directions in the TPL Data Acquisition User's Manual. Call the Acquisition (Fortran) Program A2D by using the command RP, A2D. Then run the program by issuing the command RU, A2D.
- (4) The interactive program will prompt the user for the following:

- (a) System Test or Data Run: enter 1.
- (b) Test number enter integer.
- (c) Do you wish prompting: Yes enter 1, no enter 0.

From this point on, the program prompts are self-explanatory.

- (5) At the completion of the data acquisition, the data values are printed out as shown in Table C-I.
- (6) The final prompt will ask if another run is desired.

# C.2.2 Data Storage

The survey data acquired in the program A2D is contained in the data memory locations SRUPT (J) where J = 1 - 256. The program A2D may be modified to output the data as desired by the user or to pass the data to a user-written subroutine for analysis.

Table C-1. Paced Data Output from Program A2D THIS IS TEST # 5 RUN ON JULIAN DATE 149 1981

# PACED SURVEY DATA

### ### ##############################	65534 24134 26953 64453 64453
- UARNAC RO BC ARNUM-O - UARNAC RO BC ARNUM-O - UARNAC ARNUM-O - UARNAC ARNUM-O - UARNAC ARNUM-O - UARNUM-O -	64765 42578 44578
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	945331 79534 42596 42968
4000.40 00 00 00 00 00 00 00 00 00 00 00 00 0	17968 96875 69921 55640
$\frac{1}{2} \frac{1}{2} \frac{1}$	5781 5781 55781 55781 5785 5785 5785
**************************************	41406 62265 03125 05937
ounder caces are connected as each of the conn	55078 59843 18750 39609
0 - La de Company de C	76562 36328 36328 09375

# COMPRESSOR RPM FOR THIS RUN WAS 18541.4

THIS PAGE IS BEST QUALITY PRACTICABLE FROM OUT FOR LIBER TO SEC





Figure Cl. Data Acquisition and Test Equipment






Figure C2. Cable Connections for Test Data Acquisition

### LIST OF REFERENCES

- 1. West, J. C., <u>Digital Programmable Timing Device for</u>
  Fast Response Instrumentation in Rotating Machines,
  M.S.A.E. Thesis, Naval Postgraduate School, Monterey,
  California, 1976.
- 2. Hewlett-Packard Reference Manual, HP21MX Computer Series, HP02108-90002, June 1976.
- 3. Geopfarth, R. N. Introductory Guide for Users of RTE-IV, TPL Technical Note 79-01, TPL, Monterey, California, 1979.
- 4. Hewlett-Packard Reference Manual, RTE-IVB Programmer's Reference Manual, HP92068-90004, January 1980.
- Hewlett-Packard Operating and Service Manual, <u>Analog</u> to <u>Digital Converter</u>, 5610A, 05610-91999, January 1972.
- 6. <u>Signetics Catalog</u>, Signetics Corporation, Copyright 1977.
- 7. Lancaster, D., CMOS Cookbook, Howard W. Sams & Co. Inc., 1977.
- 8. RCA Solid State Databook, <u>COS/MOS Digital Integrated</u> Circuits, SSD-203B, Copyright 1973.
- 9. Lancaster, D., TTL Cookbook, Howard W. Sams & Co. Inc., 1974.
- 10. Hewlett-Packard Reference Manual, RTE FORTRAN IV Reference Manual, HP92060-90023, March 1980.
- 11. Hewlett-Packard Programming and Operating Manual, RTE Operating System Drivers Writing Manual, HP92200-93005, May 1978.

# INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314		2
2.	Library, Code 0142 Naval Postgraduate School Monterey, CA 93940		2
3.	Department Chairman, Code 67 Department of Aeronautics Naval Postgraduate School Monterey, CA 93940		1
4.	Director, Turbopropulsion Laboratory, Code (Naval Postgraduate School Monterey, CA 93940	57Sf	1
5.	LCDR J. C. West 6229 Hanley Corpus Christi, TX 78412		1
6.	Turbopropulsion Laboratory Code 67 Naval Postgraduate School Monterey, CA 93940	1	15
7.	Dr. Gerhard Heiche Naval Air Systems Command Code AIR-310 Department of the Navy Washington, D.C. 20360		1
8.	Dr. A. D. Wood Office of Naval Research Eastern/Central Regional Office 666 Summer Street Boston, MA 02210		1
9.	LCDR P. A. McCarville 8151 Alton Dr. Lemon Grove, CA 92045		1

